Coreboot making progress on its temporary RAM initialization code (cache as RAM) means that its usage of the FSP-T binary blob is increasingly unnecessary…

Source: Phoronix – Coreboot Ridding Its Need For Intel’s FSP-T Blob